Designing Reliable and Efficient Networks on Chips
-84%
Availability: In Stock

Designing Reliable and Efficient Networks on Chips

SKU: 9781402097577

Original price was: $159.00.Current price is: $24.99.

Access Designing Reliable and Efficient Networks on Chips Now. Discount up to 90%

Categories: ,

Additional information

Full Title

Designing Reliable and Efficient Networks on Chips
Author(s)

Srinivasan Murali
Edition
ISBN

9781402097577, 9789048182008, 9781402097560
Publisher

Springer
Format

PDF and EPUB

Description

Developing NoC based interconnect tailored to a particular application domain, satisfying the application performance constraints with minimum power-area overhead is a major challenge. With technology scaling, as the geometries of on-chip devices reach the physical limits of operation, another important design challenge for NoCs will be to provide dynamic (run-time) support against permanent and intermittent faults that can occur in the system. The purpose of Designing Reliable and Efficient Networks on Chips is to provide state-of-the-art methods to solve some of the most important and time-intensive problems encountered during NoC design.

Related products